CMOS Short Pulse Generator IC Development

dc.contributor.advisorDawn, Debasis
dc.contributor.authorPatel, Jabir Mohammad
dc.date.accessioned2023-08-14T17:04:22Z
dc.date.available2023-08-14T17:04:22Z
dc.date.issued2023-08-14
dc.date.submitted2023
dc.descriptionThesis (Master's)--University of Washington, 2023
dc.description.abstractThe objective of this project is to design, simulate, and characterize a Novel CMOS-based short pulse generator (SPG) that can generate a sub-nano second pulse width and capable of repetition while consuming less power. The CMOS Short Pulse Generator will be based on the Marx Generator topology but will use a combination of CMOS switches for fast switching to generate periodic short pulses. The specific objective of this project is to introduce innovative circuit architecture to achieve periodic pulses with fast rise times and short durations of sub-nanosecond while consuming less power compared to the existing state-of-the-art pulse generators. This research will aim to design and layout a fully integrated CMOS short pulse generator IC for fabrication and test a prototype built on breadboard and fabricated on PCB to validate the proof-of-concept. This research will contribute to advancing the state-of-the-art in pulse generator technology, with potential applications in various fields.
dc.embargo.termsOpen Access
dc.format.mimetypeapplication/pdf
dc.identifier.otherPatel_washington_0250O_25618.pdf
dc.identifier.urihttp://hdl.handle.net/1773/50370
dc.language.isoen_US
dc.rightsnone
dc.subjectCMOS
dc.subjectCMOS TSMC 180nm
dc.subjectIC Development
dc.subjectShort Pulse Generator
dc.subjectElectrical engineering
dc.subject.otherElectrical and computer engineering
dc.titleCMOS Short Pulse Generator IC Development
dc.typeThesis

Files

Original bundle

Now showing 1 - 1 of 1
Loading...
Thumbnail Image
Name:
Patel_washington_0250O_25618.pdf
Size:
4.16 MB
Format:
Adobe Portable Document Format